

Discrete/UMA /Muxless Schematics Document

AMD LIANO CPU FS1

AMD GPU Manhattan(Park/Madison M2)


and Vancouver(Seymour/Whistler M2)

<Variant Name>

緯創資通			起點主板維修網 www.qdzbwx.com		
Title					
Cover Page					
Size A4	Document Number JE40-SB				Rev SB
Date: Friday, March 25, 2011	Sheet	1	of	102	

JE40-SB Block Diagram

JE40-SB Project code: 91.4PQ01.001
 SJV40_SBM Project code:
 SJV40_SBP Project code:



SYSTEM DC/DC	
RT8239	41
INPUTS	OUTPUTS
DCBATOUT	5V_S5(5.5A) 3D3V_S5(5A)
SYSTEM DC/DC	
RT8207	44
5V_S5	1D5V_S3(15A)
RT8207	44
5V_S5	0D75_S0(1.2A)
SYSTEM DC/DC	
RT8238	46
INPUTS	OUTPUTS
5V_S5	1D1V_S5(1.4A)
RT8238	45
5V_S5	1D2V_S0(5.2A)
RT9025	93
3D3V_S5	1D8V_VGA_S0
1D5V_S3	1V_VGA_S0
RT9025	48
3D3V_S0	2D5V_S0(200mA)
RT8208	92
5V_S5	VGA_CORE
CHARGER	
BQ24745	40
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A UP+5V 5V 100mA
CPU DC/DC	
ISL6267	42,43
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.55V 18A VDDNB 0~1.55V 4A

<Variant Name



Title

Size A3

Date: Friday, March 25, 2011

Sheet 2 of 102

起點主板維修網
 www.qdzbxw.com

Block Diagram

Document Number	Rev
JE40-SB	SB

Strapping

REQUIRED SYSTEM STRAPS USE this pin to determine INT/EXT CLK

	EC_PWM2 PCH_GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC_ROM DEFAULT	Allow PCIe_GEN2 DEFAULT	S5_PLUS_Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK_mode	ENABLE_EC	CLKGEN ENABLED (Use_Internal) DEFAULT
PULL LOW	SPI_ROM	Force PCIe_GEN1	S5_PLUS_Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK_mode DEFAULT	DISABLE_EC DEFAULT	CLKGEN DISABLED (Use_External)

USB Table

USB	
Pair	Device
0	USB_2.0(For_SW_Debug)
1	WLAN
2	NC
3	WWAN
4	BT
5	3G_SIM_Card
6	USB_2.0_Small_BD
7	CCD
8	NC
9	NC
10	USB_3.0_CCD(Reserve)
11	USB_3.0_(M/B_USB1)
12	NC
13	NC

PCIE Routing

	APU
LANE0	LAN + Cardreader
LANE1	WWAN
LANE2	WLAN
LANE3	

	FCH
LANE0	
LANE1	
LANE2	
LANE3	

<Variant Name



起點主板維修網
www.qdzbxw.com

Table of Content



Size
A3


Document Number
JE40-SB


Rev
SB


Date: Friday, March 25, 2011

Sheet 3 of 102



ED





<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APU VSS(5/5)

Size
A3

Document Number

JE40-SB

Rev

SB

Date: Friday, March 25, 2011

Sheet 8 of 102

(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-SB</div>	Rev <div>SB</div>
Date: Friday, March 25, 2011		Sheet 11 of 102

(Blanking)


<Variant Name>


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 12 of 102

(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-SB</div>	Rev <div>SB</div>
Date: Friday, March 25, 2011		Sheet 13 of 102





(Blanking)

<Variant Name>


緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A4	Document Number JE40-SB	Rev SB
------------	-----------------------------------	------------------





1st SATA HDD


SATA ODD

E-SATA





2nd SATA HDD

FCH1B



Part 2 of 5



[checklist]: Integrated Clock Mode => Left unconnected



If not used HWM or GPIO ,PD 10K



VDDIO	MEM_1V5	MEM_1V35
1.5V	H	Don't Care
1.35V	L	H

VRAM Size	GPI0176	GPI0177
512MB	L	L
1GB	H	H
2GB	H	L
Undefined	L	H

<Variant Name>

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HUDSON-M2(3/6)**

Size: **JE40-SB**

Document Number: **SB**


Date: Monday, March 28, 2011

Sheet: 19 of 102



SSID = S.B

REQUIRED STRAPS



CRB:PU 3.3V_AUX_S5
checklist:PU 3.3V_S5
no support S5 PLUS function,PU 3.3V_S5

LPC ROM implemented
checklistsuggestion:
no PU or PD required
(integrated PU 10K)
CRB: do not stuff PU Res


REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

	EC_PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)


Ball Name	Strap Function	Description
EC_PWM2	ROM Type	SPI ROM: 2.2-KΩ 5% pull-down LPC ROM: Pull-up to 3.3V_S5. External pull-up resistor is not required as FCH has integrated 10-KΩ pull-up to 3.3V_S5.

DEBUG STRAPS



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT


Note: FCH has 15K internal PU FOR PCI_AD[27:23]



(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 23 of 102



(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 24 of 102

(Blanking)




<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,		Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	JE40-SB		SB
Date:	Friday, March 25, 2011	Sheet	25 of 102

(Blanking)


<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 26 of 102




ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 $\pm 1\%$ Series)

RADJ1 (K Ω)	RADJ2 (K Ω)	VADJ (V)	OTZ Threshold Temperature ($^{\circ}$ C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9




VGA Thermal sensor P2800



(Blanking)

<Variant Name>			
緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AMP			
Size	Document Number		Rev
A3	JE50-SB		SB
Date:	Friday, March 25, 2011	Sheet 30 of	102



<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
RTS5138			
Size	Document Number		Rev
A3	JE40-SB		SB
Date:	Friday, March 25, 2011	Sheet 32 of	102

(Blanking)




<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 33 of 102

(Blanking)

<Variant Name>


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011	Sheet 34 of	102



110113

*For PS8710B: VDD = 3.3V

Pin Control Mode



110113 for vendor suggestion

Note:
REXT can be left open with default swing setting

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number



JE40-SB

Rev


SB

Date: Monday, March 28, 2011

Sheet 35 of 102



Power Sequence



D


(Blanking)

C


B

A

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number JE40-SB		Rev SB
Date: Friday, March 25, 2011		Sheet 37 of	102

Adaptor in to generate DCBATOUT



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN JACK

Size
A4

Document Number

JE40-SB

Rev
SB

Date: Monday, March 28, 2011

Sheet 38 of

102

PCB layout for the battery management system (BMS) of the 2S1P battery pack. The diagram shows the connection of the battery pack (BAT1) to the BMS IC (PN3901) and the EC Protect IC (PD3901). The BMS IC is connected to the battery pack via a 40-pin connector (BAT1) and a 40-pin connector (BAT1). The EC Protect IC is connected to the battery pack via a 40-pin connector (BAT1) and a 40-pin connector (BAT1). The BMS IC is connected to the battery pack via a 40-pin connector (BAT1) and a 40-pin connector (BAT1). The EC Protect IC is connected to the battery pack via a 40-pin connector (BAT1) and a 40-pin connector (BAT1).

緯創資通


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




BATT_CONN

JE40-SB

Sheet 39 of 102

90w






[illegible]

 緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RT8207L (1D5V S3/0D75V S0)			
Size Custom		Document Number	Rev
		JE40-SB	SB
Date:	Wednesday, March 30, 2011	Sheet 44	of 102

APL5916 for VDDR&VDDP(1D2V_S0)




<Variant Name>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			APL5916(1D2V_S0)		
Size	Document Number		JE40-SB		Rev
A3					SB
Date:	Tuesday, March 29, 2011		Sheet	45	of 102

RT8238 for 1D1V_S5



ENG use 77.52761.00L
Matsuki cap 27uF
25V, ESR=40mohm



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RT8238 (1D1V_S5)			
Size A3	Document Number		Rev
	JE40-SB		SB
Date:	Wednesday, March 30, 2011	Sheet 46 of	102

(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011	Sheet 47 of	102

$I_{\text{omax}} > 0.75A$









Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

RT9025(2D5V_S0)








JE40-SB

Sheet 48 of 102

LVDS VS EDP Co-layout CONNECTOR(30 Pin)




<Variant Name>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD/Inverter Connector			
Size A3	Document Number	Rev	
	JE40-SB	SB	
Date:	Monday, March 28, 2011	Sheet	49 of 102




<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CRT Connector			
Size	Document Number	Rev	
Custom	JE40-SB	SB	
Date:	Monday, March 28, 2011	Sheet	50 of 102



HDMI Level Shifter & CONNECTOR



HDMI DISCRETE/ UMA Co-lay



HDMI CONN



Outputs are open drain and 5-V tolerant. External pull-up resistors to 5 V are required. These signals must be pulled high (to 3.3 V or 5 V) before VDDC is powered up.






Fig 4. Typical application

(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>eDP</div>		
Size <div>A4</div>	Document Number <div>JE40-SB</div>	Rev <div>SB</div>
Date: Friday, March 25, 2011		Sheet 52 of 102

(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011	Sheet 53 of	102

(Blanking)


<Variant Name>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
Reserved			
Size	Document Number		Rev
A4	JE40-SB		SB
Date:	Friday, March 25, 2011	Sheet	54 of 102

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size A4	Document Number JE40-SB		Rev SB
Date:	Friday, March 25, 2011	Sheet 55 of	102

SSID = SATA



SATA HDD Connector




ODD Connector

SATA_RX- and SATA_RX+ Trace
Length match within 10 mil

Following AMD routing table



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON




Title		HDD/ODD	
Size	Document Number	Rev	
A3	JE40-SB	SB	
Date:	Monday, March 28, 2011	Sheet	56 of 102







(Blanking)

<Variant Name>		
<div>緯創資通Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
ESATA/USB Charger		
Size	Document Number	Rev
A3	JE40-SB	SB
Date: Friday, March 25, 2011		Sheet 57 of 102


GIGA Lan Transformer



0914-SA for Vendor Suggestion




0914-SA for EMI





<Variant Name>

SPI FLASH ROM (2M byte) for KBC




SSID = RBATT






<Variant Name>

<div>緯創資通</div>		<div>Wistron Corporation</div>			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
<div>USB Power SW</div>					
Size A4	Document Number <div>JE40-SB</div>		Rev <div>SB</div>		
Date:	Friday, March 25, 2011		Sheet 61 of 102		



USB3.0 CONNECTOR




USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+

<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size A3	
Date: Wednesday, March 30, 2011	
Sheet 62 of 102	
USB 3.0 JE40-SB Rev SB	

ANNIE Bluetooth Module

1.5A / High Active Voltage 2V



EC6302 put near
BLUE1 / all USB
put one choke
near connector
by EMI request



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUE TOOTH

Size
A4

Document Number

Rev
SP

JE40-SB

Date: Monday, March 28, 2011

Sheet 63 of 102

(Blanking)

<Variant Name>




<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
F/P		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 64 of 102

[illegible]

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
WLAN			
Size A4	Document Number		Rev
	JE40-SB		SB
Date:	Monday, March 28, 2011	Sheet 65 of	102

Mini Card Connector(WWAN)



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN

Size

Document Number

JE40-SB

Rev

SB

Date: Wednesday, March 30, 2011


Sheet 66 of 102

(Blanking)


<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011	Sheet 67 of	102


Power button LED





Power STDBY_LED





Battery LED2 (DC_BATFULL)




Battery LED1 (CHARGE)




SATA HDD LED



WLAN_LED



3G LED



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED Bard/Power Button

Size

Document Number

JE40-SB

Rev

SB


Date: Wednesday, March 30, 2011

Sheet 68


of

102





Internal KeyBoard Connector



MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26




TOUCH PAD




<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Key Board/Touch Pad		
Size A4	Document Number JE40-SB	Rev SB
Date: Monday, March 28, 2011	Sheet 69 of 102	

Sheet	70	of	102
-------	----	----	-----



HDT+ Connectors



CRB:placed 0-ohm
Checklist: If both SCAN and HDT+ header are implement
placed 15-ohm

<Variant Name>

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
Dubug connector					
Size	Document Number				Rev
A4	JE40-SB				SB
Date:	Monday, March 28, 2011				Sheet 71 of 102

(Blanking)

<Variant Name>


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 72 of 102

(Blanking)


<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 73 of 102

SD/XD/MS Card Reader




Card-reader Off-Page



110112


Pin No.	SD/MMC	MS/MS PRO	xD
P1	xD-R/B		2P
P2	xD-RE		3P
P3	xD-CE		4P
P4	xD-CLE		5P
P5	xD-ALE		6P
P6	xD-WE		7P
P7	xD-WP		8P
P8	xD-D0		10P
P9	xD-D1		11P
P10	SD-DAT2	9P	
P11	SD-DAT3	1P	
P12	SD-CMD	2P	
P13	4in1-GND	3P/6P	1P/10P
P14	MS-VCC	9P	
P15	MS-SCLK	8P	
P16	MS-DATA3	7P	
P17	MS-INS	6P	
P18	MS-DATA2	5P	
P19	MS-DATA0	4P	

Pin No.	SD/MMC	MS/MS PRO	xD
P20	MS-DATA1	3P	
P21	MS-BS	2P	
P22	4in1-GND	3P/6P	1P/10P
P23	SD-VCC	4P	
P24	SD-CLK	5P	
P25	SD-DAT0	7P	
P26	xD-D2		12P
P27	xD-D3		13P
P28	xD-D4		14P
P29	SD-DAT1	8P	
P30	xD-D5		15P
P31	xD-D6		16P
P32	xD-D7		17P
P33	xD-VCC		18P
P34	xD-CD-SW		19P
P35	SD-WP-SW	SD-WP-SW	
P36	SD-CD-SW	SD-CD-SW	
P37	4 IN 1-GND	SD-WP/CD-SW-GND	
P38			



<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CARD Reader CONN		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Monday, March 28, 2011	Sheet 74 of 102



(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Express Card		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 75 of 102



(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 76 of 102

(Blanking)


<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size A4	Document Number JE40-SB	Rev SB
Date: Friday, March 25, 2011	Sheet 77 of	102

(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 78 of 102



(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-SB</div>	Rev <div>SB</div>
Date: Friday, March 25, 2011		Sheet 79 of 102

(Blanking)

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A	Document Number JE40-SB		Rev SB
Date:	Friday, March 25, 2011		Sheet 80 of 102


(Blanking)

<Variant Name>


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
UNUSED PARTS/EMI Capacitors		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 81 of 102

Diagram showing the connection for pins 11 through 12 of the PWRCN1 connector. Pin 11 is connected to 5V_S5. Pin 12 is connected to GND. Pins 2 through 10 are connected to various signals: Pin 2 to GND, Pin 3 to GND, Pin 4 to FRONT_PWRLED#_Q, Pin 5 to STDBY_LED#_Q, Pin 6 to GND, Pin 7 to GND, Pin 8 to AUD_SPK_L-, Pin 9 to AUD_SPK_L+, Pin 10 to AUD_SPK_R-, and Pin 11 to AUD_SPK_R+.

Pin 1 Right side



110317-1





USBCN1 FFC 同面

緯創資通


IO Board Connector

JE40-SB

of	102
----	-----



PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC




DDR3/GDDR3 Memory Stuff Option(Mad/Park)

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R


** This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.

Vancouver



C	R1	R2	R3
120 pF	51 Ω	10 Ω	5 kΩ

Mannhattan






C	R1	R2	R3	R4
68 pF	51 Ω	10 kΩ	0 Ω	DNI

<variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taipen Hsien 221, Taiwan, R.O.C.

GPU Memory(2/5)		
Doc Number	JE40-SB	Rev SB
Date	Monday, March 26, 2011	Sheet 84 of 102






+3VS to 3.3V_DELAY Transfer

DIS PX
PC9302 DMF2130L-7-GP
PR9316 M0R2J-2-1-GP
84.02130.031
2nd = 84.03413.A31
0504 chaochin
3DV_VGA_S0
3DV_VGA discharge
PR9314 M0R2J-2-1-GP
3.3V_RUN_VGA_1
3.3V_ALW_1
PE_GPH1 >>>
0528-SA


3DV_VGA_S0 should ramp-up before VGA_Core
VGA_Coresheet ramp-up before 1V_VGA_S0
1V_VGA_S0 should ramp up before 1D8V_VGA_S0
So 1V_VGA_S0 EN have to fine tune RC delay after VGA_Core

0609-SA
PR9312 M0R2J-2-1-GP
Seymour Whistler
Park Madison
PR9323 M0R2J-2-1-GP
17.86.92 GPU_PWROK
3DV_VGA_S0
PC9318 SC1U25V3AKX-3GP
Seymour Whistler
PC9324 M0R2J-2-1-GP
3DV_VGA_S0
PR9311 M0R2J-2-1-GP
3DV_VGA_S0
0603-SA
PC9321 M0R2J-2-1-GP
DIS_PX
SC1U25V3AKX-3GP
DIS_PX
0603-SA
PR9321 M0R2J-2-1-GP
DIS_PX
SC1U10V20K-1GP
DIS_PX
PU9304 NCH5 VOUT ADJ GND
VIN EN PGOOD
RT9025-SIPSP-CP
74.09025.03D
2nd = 74.00105.03D
DIS_PX
VO(cal.)=1.812V
DY DIS PX
PC9320 M0R2J-2-1-GP
PC9322 M0R2J-2-1-GP
PC9324 M0R2J-2-1-GP
PC9325 M0R2J-2-1-GP
PC9326 M0R2J-2-1-GP
PC9327 M0R2J-2-1-GP
PC9328 M0R2J-2-1-GP
PC9329 M0R2J-2-1-GP
PC9330 M0R2J-2-1-GP
PC9331 M0R2J-2-1-GP
PC9332 M0R2J-2-1-GP
PC9333 M0R2J-2-1-GP
PC9334 M0R2J-2-1-GP
PC9335 M0R2J-2-1-GP
PC9336 M0R2J-2-1-GP
PC9337 M0R2J-2-1-GP
PC9338 M0R2J-2-1-GP
PC9339 M0R2J-2-1-GP
PC9340 M0R2J-2-1-GP
PC9341 M0R2J-2-1-GP
PC9342 M0R2J-2-1-GP
PC9343 M0R2J-2-1-GP
PC9344 M0R2J-2-1-GP
PC9345 M0R2J-2-1-GP
PC9346 M0R2J-2-1-GP
PC9347 M0R2J-2-1-GP
PC9348 M0R2J-2-1-GP
PC9349 M0R2J-2-1-GP
PC9350 M0R2J-2-1-GP
PC9351 M0R2J-2-1-GP
PC9352 M0R2J-2-1-GP
PC9353 M0R2J-2-1-GP
PC9354 M0R2J-2-1-GP
PC9355 M0R2J-2-1-GP
PC9356 M0R2J-2-1-GP
PC9357 M0R2J-2-1-GP
PC9358 M0R2J-2-1-GP
PC9359 M0R2J-2-1-GP
PC9360 M0R2J-2-1-GP
PC9361 M0R2J-2-1-GP
PC9362 M0R2J-2-1-GP
PC9363 M0R2J-2-1-GP
PC9364 M0R2J-2-1-GP
PC9365 M0R2J-2-1-GP
PC9366 M0R2J-2-1-GP
PC9367 M0R2J-2-1-GP
PC9368 M0R2J-2-1-GP
PC9369 M0R2J-2-1-GP
PC9370 M0R2J-2-1-GP
PC9371 M0R2J-2-1-GP
PC9372 M0R2J-2-1-GP
PC9373 M0R2J-2-1-GP
PC9374 M0R2J-2-1-GP
PC9375 M0R2J-2-1-GP
PC9376 M0R2J-2-1-GP
PC9377 M0R2J-2-1-GP
PC9378 M0R2J-2-1-GP
PC9379 M0R2J-2-1-GP
PC9380 M0R2J-2-1-GP
PC9381 M0R2J-2-1-GP
PC9382 M0R2J-2-1-GP
PC9383 M0R2J-2-1-GP
PC9384 M0R2J-2-1-GP
PC9385 M0R2J-2-1-GP
PC9386 M0R2J-2-1-GP
PC9387 M0R2J-2-1-GP
PC9388 M0R2J-2-1-GP
PC9389 M0R2J-2-1-GP
PC9390 M0R2J-2-1-GP
PC9391 M0R2J-2-1-GP
PC9392 M0R2J-2-1-GP
PC9393 M0R2J-2-1-GP
PC9394 M0R2J-2-1-GP
PC9395 M0R2J-2-1-GP
PC9396 M0R2J-2-1-GP
PC9397 M0R2J-2-1-GP
PC9398 M0R2J-2-1-GP
PC9399 M0R2J-2-1-GP
PC9400 M0R2J-2-1-GP
PC9401 M0R2J-2-1-GP
PC9402 M0R2J-2-1-GP
PC9403 M0R2J-2-1-GP
PC9404 M0R2J-2-1-GP
PC9405 M0R2J-2-1-GP
PC9406 M0R2J-2-1-GP
PC9407 M0R2J-2-1-GP
PC9408 M0R2J-2-1-GP
PC9409 M0R2J-2-1-GP
PC9410 M0R2J-2-1-GP
PC9411 M0R2J-2-1-GP
PC9412 M0R2J-2-1-GP
PC9413 M0R2J-2-1-GP
PC9414 M0R2J-2-1-GP
PC9415 M0R2J-2-1-GP
PC9416 M0R2J-2-1-GP
PC9417 M0R2J-2-1-GP
PC9418 M0R2J-2-1-GP
PC9419 M0R2J-2-1-GP
PC9420 M0R2J-2-1-GP
PC9421 M0R2J-2-1-GP
PC9422 M0R2J-2-1-GP
PC9423 M0R2J-2-1-GP
PC9424 M0R2J-2-1-GP
PC9425 M0R2J-2-1-GP
PC9426 M0R2J-2-1-GP
PC9427 M0R2J-2-1-GP
PC9428 M0R2J-2-1-GP
PC9429 M0R2J-2-1-GP
PC9430 M0R2J-2-1-GP
PC9431 M0R2J-2-1-GP
PC9432 M0R2J-2-1-GP
PC9433 M0R2J-2-1-GP
PC9434 M0R2J-2-1-GP
PC9435 M0R2J-2-1-GP
PC9436 M0R2J-2-1-GP
PC9437 M0R2J-2-1-GP
PC9438 M0R2J-2-1-GP
PC9439 M0R2J-2-1-GP
PC9440 M0R2J-2-1-GP
PC9441 M0R2J-2-1-GP
PC9442 M0R2J-2-1-GP
PC9443 M0R2J-2-1-GP
PC9444 M0R2J-2-1-GP
PC9445 M0R2J-2-1-GP
PC9446 M0R2J-2-1-GP
PC9447 M0R2J-2-1-GP
PC9448 M0R2J-2-1-GP
PC9449 M0R2J-2-1-GP
PC9450 M0R2J-2-1-GP
PC9451 M0R2J-2-1-GP
PC9452 M0R2J-2-1-GP
PC9453 M0R2J-2-1-GP
PC9454 M0R2J-2-1-GP
PC9455 M0R2J-2-1-GP
PC9456 M0R2J-2-1-GP
PC9457 M0R2J-2-1-GP
PC9458 M0R2J-2-1-GP
PC9459 M0R2J-2-1-GP
PC9460 M0R2J-2-1-GP
PC9461 M0R2J-2-1-GP
PC9462 M0R2J-2-1-GP
PC9463 M0R2J-2-1-GP
PC9464 M0R2J-2-1-GP
PC9465 M0R2J-2-1-GP
PC9466 M0R2J-2-1-GP
PC9467 M0R2J-2-1-GP
PC9468 M0R2J-2-1-GP
PC9469 M0R2J-2-1-GP
PC9470 M0R2J-2-1-GP
PC9471 M0R2J-2-1-GP
PC9472 M0R2J-2-1-GP
PC9473 M0R2J-2-1-GP
PC9474 M0R2J-2-1-GP
PC9475 M0R2J-2-1-GP
PC9476 M0R2J-2-1-GP
PC9477 M0R2J-2-1-GP
PC9478 M0R2J-2-1-GP
PC9479 M0R2J-2-1-GP
PC9480 M0R2J-2-1-GP
PC9481 M0R2J-2-1-GP
PC9482 M0R2J-2-1-GP
PC9483 M0R2J-2-1-GP
PC9484 M0R2J-2-1-GP
PC9485 M0R2J-2-1-GP
PC9486 M0R2J-2-1-GP
PC9487 M0R2J-2-1-GP
PC9488 M0R2J-2-1-GP
PC9489 M0R2J-2-1-GP
PC9490 M0R2J-2-1-GP
PC9491 M0R2J-2-1-GP
PC9492 M0R2J-2-1-GP
PC9493 M0R2J-2-1-GP
PC9494 M0R2J-2-1-GP
PC9495 M0R2J-2-1-GP
PC9496 M0R2J-2-1-GP
PC9497 M0R2J-2-1-GP
PC9498 M0R2J-2-1-GP
PC9499 M0R2J-2-1-GP
PC9500 M0R2J-2-1-GP
PC9501 M0R2J-2-1-GP
PC9502 M0R2J-2-1-GP
PC9503 M0R2J-2-1-GP
PC9504 M0R2J-2-1-GP
PC9505 M0R2J-2-1-GP
PC9506 M0R2J-2-1-GP
PC95



[illegible]

<Variant Name>

Title				DISCRETE VGA POWER			
Size		Document Number				Rev	
Custom		JE40-SB				S1	
Date: Wednesday, March 30, 2011				Sheet 93		of 102	



101123




if Co-layout LVDS and EDP panel,
have to place Res near LVDS Cap
for Reflection Prevent



0804-SA

CRT Hsync & Vsync level shift



<Variant Name>

緯創資通		Wistron Corporation	
		21F, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS Switch			
Size	Document Number	Rev	
A3	JE40-SB	SB	
Date:	Monday, March 28, 2011	Sheet	94 of 102


(Blanking)

<Variant Name>


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>			
Title			
Reserved			
Size	Document Number		Rev
A	JE40-SB		SB
Date:	Friday, March 25, 2011		Sheet 95 of 102

(Blanking)


<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Touch Panel			
Size A	Document Number		Rev
	JE40-SB		SB
Date:	Friday, March 25, 2011		Sheet 96 of 102


EMI CAP




Check test point



SPRING



BOSS



Modify list

65 W: PR4007 -> 187K(64.18735.6DL)
90 W: PR4007 -> 121K (64.12135.6DL)

UMA and PX R5114 ~ R5121 -> 604-ohm (64.60405.6DL)
Diserete -> R5114 ~ R5121-> 499-ohm(64.49905.6DL)

R8332 stuff 1K for Mannhatton VGA
stuff 5.1K(64.51015.6DL) for Vancouver VGA

if use LVDS L8711,L8709 stuff 0-ohm 0603
if use LVDS L8701,L8708 stuff bead 0603

if use EDP L8711,L8709 stuff bead 0603 ohm
if use EDP L8701,L8708 stuff 0-ohm 0603


<Variant Name>

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Change History					
Size	Document Number				Rev
A4	JE40-SB				SB
Date:	Friday, March 25, 2011		Sheet	98	of 102

POWER SEQUENCE

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
POWER SEQUENCE		
Size	Document Number	Rev
A4	JE40-SB	SB
Date:	Friday, March 25, 2011	Sheet 99 of 102



<Variant Name>

<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Power Block Diagram		
Size	Document Number	Rev
A3	JE40-SB	SB
Date: Friday, March 25, 2011		Sheet 100 of 102



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title

SMBUS BLOCK DIAGRAM

Size

Document Number

Rev

A2


JE40-SB

SB

Date: Friday, March 25, 2011

Sheet 101 of 102

Thermal Block Diagram



Audio Block Diagram